Power MOSFET

-30 V, -3.5 A, Single P-Channel, SOT-23

Features

- Low R_{DS(on)} at Low Gate Voltage
- Low Threshold Voltage
- High Power and Current Handling Capability
- This is a Pb-Free Device

Applications

- Load Switch
- Optimized for Battery and Load Management Applications in Portable Equipment like Cell Phones, PDA's, Media Players, etc.

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

,						
Parameter			Symbol	Value	Unit	
Drain-to-Source Voltage			V_{DSS}	-30	V	
Gate-to-Source Voltage			V_{GS}	±12	V	
Continuous Drain	Steady	T _A = 25°C		-2.2	А	
Current (Note 1)	State	T _A = 85°C	I _D	-1.5		
	t ≤ 5 s	T _A = 25°C		-3.5		
Power Dissipation (Note 1)	loto 1) Ctoto			0.48	W	
(Note 1)	$T_A = 25^{\circ}C$	P_{D}				
	t ≤ 5 s			1.25		
Pulsed Drain Current	t _p =	: 10 μs	I _{DM}	-15.0	Α	
Operating Junction and Storage Temperature			T _J , T _{stg}	–55 to 150	°C	
Source Current (Body Diode)			IS	-1.0	mA	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	260	°C/W
Junction-to-Ambient - t ≤ 10 s (Note 1)	$R_{\theta JA}$	100	

Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)




ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
-30 V	75 mΩ @ –10 V	-2.2 A
	110 mΩ @ -4.5 V	-1.8 A
	150 mΩ @ -2.5 V	-1.0 A

P-CHANNEL MOSFET



1 2

2 SOT-23 CASE 318 STYLE 21



MARKING DIAGRAM/ PIN ASSIGNMENT

TRF = Specific Device Code

M = Date Code ■ Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTR4171PT1G	SOT-23 (Pb-Free)	3000/Tape & Reel
NTR4171PT3G	SOT-23 (Pb-Free)	10000/Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

$\textbf{MOSFET ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}\text{C unless otherwise noted})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A}$	-30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS}	I _D = -250 μA, Reference to 25°C		24		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V}, V_{DS} = -24 \text{ V}, T_J = 25^{\circ}\text{C}$ $V_{GS} = 0 \text{ V}, V_{DS} = -24 \text{ V}, T_J = 85^{\circ}\text{C}$			-1.0 -5.0	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			±0.1	μΑ
ON CHARACTERISTICS (Note 3)				1		
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = -250 \mu A$	-0.7	-1.15	-1.4	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J			3.5		mV/°C
Drain-to-Source On-Resistance	R _{DS(on)}	$V_{GS} = -10 \text{ V}, I_D = -2.2 \text{ A}$		50	75	mΩ
		$V_{GS} = -4.5 \text{ V}, I_D = -1.8 \text{ A}$		60	110	
		V _{GS} = -2.5 V, I _D = -1.0 A		90	150	1
Forward Transconductance	9 _{FS}	$V_{DS} = -5.0 \text{ V}, I_D = -2.2 \text{ A}$		7.0		S
CHARGES, CAPACITANCES AND GATE R	ESISTANCE		•	-		•
Input Capacitance	C _{iss}			720		pF
Output Capacitance	C _{oss}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = -15 \text{ V}$		95		
Reverse Transfer Capacitance	C _{rss}	VDS - 10 V		65		1
Total Gate Charge	Q _{G(TOT)}			15.6		nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = -10 V, V _{DS} = -15 V,		0.7		1
Gate-to-Source Charge	Q_{GS}	$I_D = -3.5 \text{ A}$		1.6		1
Gate-to-Drain Charge	Q_{GD}			2.6		
Total Gate Charge	Q _{G(TOT)}			7.4		nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -15 \text{ V},$		0.7		
Gate-to-Source Charge	Q_{GS}	$I_D = -3.5 A$		1.6]
Gate-to-Drain Charge	Q_{GD}			2.6		
Gate Resistance	R_{G}			6.1		Ω
SWITCHING CHARACTERISTICS, $V_{GS} = 4$.5 V (Note 4)					
Turn-On Delay Time	t _{d(on)}			8.0		ns
Rise Time	t _r	$V_{GS} = -10 \text{ V}, V_{DS} = -15 \text{ V},$		11]
Turn-Off Delay Time	t _{d(off)}	$I_D = -3.5 A, R_G = 6 \Omega$		32		
Fall Time	t _f			14		
Turn-On Delay Time	t _{d(on)}			9.0		ns
Rise Time	t _r	$V_{GS} = -4.5 \text{ V}, V_{DS} = -15 \text{ V},$		16		
Turn-Off Delay Time	t _{d(off)}	$I_D = -3.5 \text{A}, R_G = 6 \Omega$		25		
Fall Time	t _f			22		
DRAIN-SOURCE DIODE CHARACTERIST	ics					
Forward Diode Voltage	V_{SD}	$V_{GS} = 0 \text{ V}, I_S = -1.0 \text{ A}, T_J = 25^{\circ}\text{C}$		-0.8	-1.2	V
Reverse Recovery Time	t _{RR}			14		ns
Charge Time	t _a	$V_{GS} = 0 \text{ V}, I_{S} = -1.0 \text{ A},$		10		
Discharge Time	t _b	$dI_{SD}/d_t = 100 \text{ A}/\mu\text{s}$		4.0		
Reverse Recovery Charge	Q _{RR}			8.0		nC

- 2. Surface–mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)
 3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%
 4. Switching characteristics are independent of operating junction temperatures

TYPICAL CHARACTERISTICS






Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and **Gate Voltage**




Figure 5. On-Resistance Variation with **Temperature**




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Threshold Voltage




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS




Figure 13. Maximum Rated Forward Biased Safe Operating Area





Figure 14. FET Thermal Response

PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 ISSUE AN



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
 V14 5M 1092
- Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS, MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL
- 318-01 THRU -07 AND -09 OBSOLETE, NEW STANDARD 318-08.


	MILLIMETERS				INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.89	1.00	1.11	0.035	0.040	0.044	
A1	0.01	0.06	0.10	0.001	0.002	0.004	
b	0.37	0.44	0.50	0.015	0.018	0.020	
С	0.09	0.13	0.18	0.003	0.005	0.007	
D	2.80	2.90	3.04	0.110	0.114	0.120	
E	1.20	1.30	1.40	0.047	0.051	0.055	
е	1.78	1.90	2.04	0.070	0.075	0.081	
L	0.10	0.20	0.30	0.004	0.008	0.012	
L1	0.35	0.54	0.69	0.014	0.021	0.029	
HE	2.10	2.40	2.64	0.083	0.094	0.104	

STYLE 21: PIN 1. GATE

2. SOURCE

3. DRAIN

SOLDERING FOOTPRINT



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative